

Helping Customers Innovate, Improve & Grow



Description

Vectron's VC-709 Crystal Oscillator is a quartz stabilized, differential output oscillator, operating off a 2.5 or 3.3 volt supply in a hermetically sealed 5x7 ceramic package.


Features

- Ultra Low Jitter Performance, 3rd OT or Fundamental Crystal Design
- 13.500-220.0000MHz Output Frequencies
- Low Power
- 400ps max Rise and Fall Time
- Excellent Power Supply Rejection Ratio
- Enable/Disable
- 3.3 or 2.5V operation
- -10/70°C or -40/85°C Operation
- Hermetically Sealed 5x7 Ceramic Package
- Product is compliant to RoHS directive and fully compatible with lead free assembly


Applications

- PCI Express
- Ethernet, GbE, Synchronous Ethernet
- Fiber Channel
- Enterprise Servers
- Telecom
- Clock source for A/D's, D/A's
- Driving FPGA's
- Test and Measurement
- PON
- Medical
- COTS

Block Diagram



Phase Noise



Performance Specifications

Table 1. Electrical Performance, LVPECL Option					
Parameter	Symbol	Min	Typical	Maximum	Units
Voltage ¹	V_{DD}	3.135 2.375	3.3 2.5	3.465 2.625	V V
Current ² , 3.3V 2.5V	I_{DD}			45 42	mA
Frequency					
Nominal Frequency : 3.3V Supply 2.5V Supply	f_N	13.5 125.0		220.000 220.00	MHz
Stability ³ (Ordering Option)		±20, ±25, ±50 or ±100			ppm
Outputs					
Output Logic Levels ² Output Logic High Output Logic Low	V_{OH} V_{OL}	$V_{DD}-1.025$ $V_{DD}-1.810$		$V_{DD}-0.880$ $V_{DD}-1.650$	V V
Output Rise and Fall Time ²	t_R/t_F			400	ps
Load		50 ohms into $V_{DD}-2.0V$			
Duty Cycle ⁴		45		55	%
Jitter ⁵ , 156.250MHz 12kHz-50MHz 12kHz -20MHz 10kHz-1MHz	ϕJ			200 150 100	fs fs fs
Period Jitter ⁶ , 156.250MHz, RMS P/P Cycle-Cycle ⁶ RMS P/P Random Jitter ⁷ Deterministic Jitter ⁷	ϕJ		1.1 10.5 1.9 17.7 2.2 0	2.2 21.0 3.8 35.4 4.4	ps ps ps ps ps ps
Enable/Disable					
Outputs Enabled ⁸ Outputs Disabled	V_{IH} V_{IL}	$0.7*V_{DD}$		$0.3*V_{DD}$	V V
Disable Time	t_D			200	ns
Enable/Disable Leakage Current				±200	uA
Start-Up Time	t_{SU}			10	ms
Operating Temp. (Ordering Option)	T_{OP}	-10/70 or -40/85			°C
Package Size		5.0 x 7.0 x 1.5			mm

1. The VC-709 power supply pin should be filtered, eg, a 10uf, 0.1 uf and 0.01 uf capacitor.
2. Figure 1 defines the test circuit and Figure 2 defines these parameters.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Duty Cycle is defined as the On/Time Period.
5. Measured using an Agilent E5052.
6. Measured using a LeCroy Wavemaster 8600A, 90K samples
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if Enable/Disable is left open.




Figure 1.




Figure 2.

Performance Specifications

Table 2. Electrical Performance, LVDS Option

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V_{DD}	3.135 2.375	3.3 2.5	3.465 2.625	V V
Current ² , 3.3V 2.5V	I_{DD}			17 14	mA
Frequency					
Nominal Frequency	f_N	13.5		220.000	MHz
Stability ³ (Ordering Option)		±20, ±25, ±50 or ±100			ppm
Outputs					
Output Logic Levels ² Output Logic High Output Logic Low	V_{OH} V_{OL}	0.9	1.43 1.10	1.6	V V
Output Amplitude		250	350	450	mV
Differential Output Error				50	mV
Offset Voltage		1.125	1.25	1.375	V
Offset Voltage Error				50	mV
Output Leakage Current, Outputs Disabled				10	uA
Output Rise and Fall Time ³	t_R/t_F			400	ps
Load		100 ohms differential			
Duty Cycle ⁴		45		55	%
Jitter ⁵ , 156.250MHz 12kHz - 50MHz 12kHz - 20MHz 10kHz - 1MHz	ϕJ			200 150 100	fs fs fs
Period Jitter ⁶ , 156.250MHz RMS P/P	ϕJ		1.1 10.5	2.2 21.0	ps ps
Cycle-Cycle Jitter ⁶ RMS P/P			1.9 17.7	3.8 35.4	ps ps
Random Jitter ⁷			2.2	4.4	ps
Deterministic Jitter ⁷			0		ps
Enable/Disable					
Outputs Enabled ⁸ Outputs Disabled	V_{IH} V_{IL}	0.7* V_{DD}		0.3* V_{DD}	V V
Disable Time	t_D			200	ns
Enable/Disable Leakage Current	$I_{E/D}$			±200	uA
Start-Up Time	t_{SU}			10	ms
Operating Temp. (Ordering Option)	T_{OP}	-10/70 or -40/85			°C
Package Size		5.0 x 7.0 x 1.5			mm

1. The VC-709 power supply pin should be filtered, eg, a 10uf, 0.1uf and 0.01uf capacitor.
2. Figure 2 defines these parameters and Figure 3 defines the test circuit.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Duty Cycle is defined as the On/Time Period.
5. Measured using an Agilent E5052.
6. Measured using a LeCroy Wavemaster 8600A, 90K samples.
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if Enable/Disable is left open.




Figure 3.

Performance Specifications

Table 3. Electrical Performance, HCSL Output

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V_{DD}	2.375 3.165	2.5 3.3	2.625 3.465	V V
Current ²	I_{DD}			39	mA
Frequency					
Nominal Frequency	f_N	13.5		170	MHz
Stability ³ (Ordering Options)		±25, ±50 or ±100			ppm
Outputs					
Output High, 3.3V Output High, 2.5V	V_{OH}	600 580		850 850	mV mV
Output Low	V_{OL}	-150		150	mV
Output Logic Swing, 3.3V Output Logic Swing, 2.5V	V_{OPP}	0.65 0.60			V V
Output Rise and Fall Time ³	t_R/t_F			500	ps
Load		50 ohms to ground			
Duty Cycle ⁴		45		55	%
Jitter ⁵ (12 kHz - 20 MHz) 100.000MHz	ϕ_J			300	fs
Period Jitter ⁶ , 100.000MHz RMS P/P	ϕ_J		1.0 9.7	2.0 19.4	ps ps
Cycle-Cycle Jitter ⁶ RMS P/P			1.8 18.3	3.6 36.6	ps ps
Random Jitter ⁷			2.2	4.4	ps
Deterministic Jitter ⁷			0		ps
Enable/Disable					
Outputs Enabled ⁸ Outputs Disabled	V_{IH} V_{IL}	0.7* V_{DD}		0.3* V_{DD}	V V
Disable Time	t_D			200	ns
Enable/Disable Leakage Current	$I_{E/D}$			±200	uA
Start-Up Time	t_{SU}			10	ms
Operating Temp. (Ordering Option)	T_{OP}	-10/70 or -40/85			°C
Package Size		5.0 x 7.0 x 1.5			mm

1. The VC-709 power supply pin should be filtered, e.g., a 10uf, 0.1uf and 0.01uf capacitor.
2. Figure 4 defines the test circuit and Figure 5 defines these parameters.
3. Includes calibration tolerance, operating temperature, supply voltage variations, aging and IR reflow.
4. Duty Cycle is defined as the On Time/Period.
5. Measured using an Agilent E5052.
6. Measured using a LeCroy Wavemaster 8600A, 90K samples.
7. Measured using a Wavecrest SIA3300C, 90K samples.
8. Outputs will be Enabled if the Enable/Disable pad is left open.




Figure 4.




Figure 5.

Package and Pinout

Table 4. Pinout

Pin #	Symbol	Function
1	E/D or NC	Enable/Disable or No Connection
2	E/D or NC	Enable/Disable or No Connection
3	GND	Electrical and Lid Ground
4	f_o	Output Frequency
5	Cf_o	Complementary Output Frequency
6	V_{DD}	Supply Voltage

Marking Information

- XXXXXX - Frequency (Example: 100M00)
- YY - Year of Manufacture
- WW - Week of the Year
- C - Manufacturing Location
- - Pin 1 Indicator




Figure 6. Pad Layout




Figure 7. Package Outline Drawing

HCSL Application Diagrams




Figure 8. Standard HCSL Output Configuration




Figure 9. Single Resistor Termination Scheme




Figure 10. In some cases a 10-30 ohm series resistor is used to help reduce overshoot.

The VC-709 incorporates a standard High Speed Current Logic, HCSL, output scheme which is a 15mA current source switched between Out and Complementary Out. Being un-terminated drains, as shown in Figure 8, they require external 50 ohm resistors to ground as shown in Figure 9. HCSL is a high impedance output with quick switching times, in can be advantageous to use a 10 to 30 ohm series resistor as shown in Figure 10, to help reduce overshoot/ringing.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

LVPECL Application Diagrams




Figure 11. Single Resistor Termination Scheme
Resistor values are typically 140 ohms for 3.3V operation and 84 ohms for 2.5V operation.




Figure 12. Pull-Up Pull Down Termination
Resistor values shown are typical for 3.3 V operation. For 2.5V operation, the resistor to ground is 62 ohms and the resistor to supply is 250 ohms

The VC-709 incorporates a standard PECL output scheme, which are un-terminated FET drains. There are numerous application notes on terminating and interfacing PECL logic and the two most common methods are a single resistor to ground, Figure 11, or for best 50 ohm matching a pull-up/pull-down scheme as shown in Figure 12 should be used. AC coupling capacitors are optional, depending on the application and the input logic requirements of the next stage.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

LVDS Application Diagrams




Figure 13. LVDS to LVDS Connection, Internal 100ohm Resistor
Some LVDS structures have an internal 100 ohm resistor on the input and do not need additional components. AC blocking capacitors can be used if the DC levels are incompatible.




Figure 14. LVDS to LVDS Connection
Some input structures may not have an internal 100 ohm resistor on the input and will need an external 100ohm resistor for impedance matching. Also, the input may have an internal DC bias which may not be compatible with LVDS levels, AC blocking capacitors can be used.

One of the most important considerations is terminating the Output and Complementary Outputs equally. An unused output should not be left un-terminated, and if it one of the two outputs is left open it will result in excessive jitter on both. PC board layout must take this and 50 ohm impedance matching into account. Load matching and power supply noise are the main contributors to jitter related problems.

Environmental and IR Compliance

Table 5. Environmental Compliance	
Parameter	Condition
Mechanical Shock	MIL-STD-883 Method 2002
Mechanical Vibration	MIL-STD-883 Method 2007
Temperature Cycle	MIL-STD-883 Method 1010
Solderability	MIL-STD-883 Method 2003
Fine and Gross Leak	MIL-STD-883 Method 1014
Resistance to Solvents	MIL-STD-202 Method 215
Moisture Sensitivity Level	MSL1
Contact Pads	Gold (0.3-1.0um) over Nickel
ThetaJC (bottom of case)	31 °C/W
Wiegth	167 mg


IR Compliance

Suggested IR Profile

Devices are built using lead free epoxy and can be subjected to standard lead free IR reflow conditions shown in Table 6. Contact pads are gold over nickel and lower maximum temperatures can also be used, such as 220C.

Parameter	Symbol	Value
PreHeat Time	t_s	200 sec Max
Ramp Up	R_{UP}	3°C/sec Max
Time above 217°C	t_L	150 sec Max
Time to Peak Temperature	t_{AMB-P}	480 sec Max
Time at 260°C	t_P	30 sec Max
Time at 240°C	t_{P2}	60 sec Max
Ramp down	R_{DN}	6°C/sec Max

Solderprofile:



Maximum Ratings, Tape & Reel

Absolute Maximum Ratings and Handling Precautions

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied or any other excess of conditions represented in the operational sections of this data sheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability.


Although ESD protection circuitry has been designed into the VC-709, proper precautions should be taken when handling and mounting, VI employs a Human Body Model and Charged Device Model for ESD susceptibility testing and design evaluation.

ESD thresholds are dependent on the circuit parameters used to define the model. Although no industry standard has been adopted for the CDM a standard resistance of 1.5kOhms and capacitance of 100pF is widely used and therefor can be used for comparison purposes.

Parameter		Unit
Storage Temperature	-55 to 125	°C
Junction Temperature	150	C
Supply Voltage	-0.5 to 5.0	V
Enable Disable Voltage	-0.5 to $V_{DD}+0.5$	V
ESD, Human Body Model	1500	V
ESD, Charged Device Model	1500	V


Table 8. Tape and Reel Information

Tape Dimensions (mm)					Reel Dimensions (mm)							
W	F	Do	Po	P1	A	B	C	D	N	W1	W2	#/Reel
16	7.5	1.5	4	8	180	2	13	21	50	17	21	250



Ordering Information

VC-709- E C E - K A A N - xxxMxxxxxx




Example: VC-709-ECE-KAAN-156M250000

±20ppm Options

- VC-709-107-frequency= LVPECL, +3.3V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-109-frequency= LVDS, +3.3V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-110-frequency= LVPECL, +2.5V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-111-frequency= LVDS, +2.5V, ±20ppm over -10/70°C, E/D on Pin1
- VC-709-119-frequency= LVPECL, +3.3V, ±20ppm over -40/85°C, E/D on Pin1
- VC-709-120-frequency= LVPECL, +2.5V, ±20ppm over -40/85°C, E/D on Pin1
- VC-709-121-frequency= LVDS, +3.3V, ±20ppm over -40/85°C, E/D on Pin1
- VC-709-122-frequency= LVDS, +2.5V, ±20ppm over -40/85°C, E/D on Pin1

PCI Express Ordering Information

VC-709- PCIE2 - 100M000000*



*Parts compliant to PCIe Generation 1 and 2 Specifications

* Add **_SNPBDIP** for tin lead solder dip

Example: VC-709-ECE-KAAN-156M250000_SNPBDIP

Revision History

Revision Date	Approved	Description
Sep 05, 2014	VN	VC-709 Product Initial Release.
Dec 12, 2014	VN	Added min and max values for LVDS output amplitude.
Apr 27, 2016	VN	Updated LVDS 100MHz noise information and added maximum jitter numbers.
Aug 10, 2018	FB	Update logo and contact information, add SNPBIP ordering option, marking details, thetaJC and weight



Microsemi Headquarters
 One Enterprise, Aliso Viejo, CA 92656 USA
 Within the USA: +1 (800) 713-4113
 Outside the USA: +1 (949) 380-6100
 Sales: +1 (949) 380-6136
 Fax: +1 (949) 215-4996
 email: sales.support@microsemi.com
 www.microsemi.com

Microsemi, a wholly owned subsidiary of Microchip Technology Inc. (Nasdaq: MCHP), offers a comprehensive portfolio of semiconductor and system solutions for aerospace & defense, communications, data center and industrial markets. Products include high-performance and radiation-hardened analog mixed-signal integrated circuits, FPGAs, SoCs and ASICs; power management products; timing and synchronization devices and precise time solutions, setting the world's standard for time; voice processing devices; RF solutions; discrete components; enterprise storage and communication solutions, security technologies and scalable anti-tamper products, Ethernet solutions, Power-over-Ethernet ICs and midspans, as well as custom design capabilities and services. Learn more at www.microsemi.com.

Microsemi makes no warranty, representation, or guarantee regarding the information contained herein or the suitability of its products and services for any particular purpose, nor does Microsemi assume any liability whatsoever arising out of the application or use of any product or circuit. The products sold hereunder and any other products sold by Microsemi have been subject to limited testing and should not be used in conjunction with mission-critical equipment or applications. Any performance specifications are believed to be reliable but are not verified, and Buyer must conduct and complete all performance and other testing of the products, alone and together with, or installed in, any end-products. Buyer shall not rely on any data and performance specifications or parameters provided by Microsemi. It is the Buyer's responsibility to independently determine suitability of any products and to test and verify the same. The information provided by Microsemi hereunder is provided "as is, where is" and with all faults, and the entire risk associated with such information is entirely with the Buyer. Microsemi does not grant, explicitly or implicitly, to any party any patent rights, licenses, or any other IP rights, whether with regard to such information itself or anything described by such information. Information provided in this document is proprietary to Microsemi, and Microsemi reserves the right to make any changes to the information in this document or to any products and services at any time without notice.

©2018 Microsemi, a wholly owned subsidiary of Microchip Technology Inc. All rights reserved. Microsemi and the Microsemi logo are registered trademarks of Microsemi Corporation. All other trademarks and service marks are the property of their respective owners.