RELIABILITY REPORT FOR MAX3677CTJ+T

PLASTIC ENCAPSULATED DEVICES

December 22, 2011

MAXIM INTEGRATED PRODUCTS

120 SAN GABRIEL DR. SUNNYVALE, CA 94086

Approved by			
Richard Aburano			
Quality Assurance			
Manager, Reliability Engineering			

Conclusion

The MAX3677CTJ+T successfully meets the quality and reliability standards required of all Maxim products. In addition, Maxim's continuous reliability monitoring program ensures that all outgoing product will continue to meet Maxim's quality and reliability standards.

IV.Die Information

Table of Contents

IDevice Description	VQuality Assurance Information		
IIManufacturing Information	VIReliability Evaluation		

- III.Packaging Information
-Attachments

I. Device Description

A. General

The MAX3677 is a low-jitter precision clock generator optimized for network applications. The device integrates a crystal oscillator and a phase-locked loop (PLL) to generate high-frequency clock outputs for Ethernet applications. Maxim's proprietary PLL design features ultra-low jitter (0.4psRMS) and excellent power-supply noise rejection (PSNR), minimizing design risk for network equipment. The MAX3677 contains seven LVDS outputs and one LVCMOS output. The output frequency is 125MHz.

II. Manufacturing Information

A. Description/Function:+3.3V, Low-Jitter, Precision Clock Generator with Multiple OutputsB. Process:MB3C. Number of Device Transistors:13604D. Fabrication Location:USAE. Assembly Location:China, Malaysia, Taiwan and ThailandF. Date of Initial Production:April 17, 2009

III. Packaging Information

٨	Deskage Tures	
	A. Package Type:	32-pin TQFN 5x5
В	3. Lead Frame:	Copper
C	C. Lead Finish:	100% matte Tin
D	D. Die Attach:	Conductive
E	Bondwire:	Au (1 mil dia.)
F	. Mold Material:	Epoxy with silica filler
G	6. Assembly Diagram:	#05-9000-3389
Н	I. Flammability Rating:	Class UL94-V0
	Classification of Moisture Sensitivity per EDEC standard J-STD-020-C	Level 1
J	. Single Layer Theta Ja:	47°C/W
к	. Single Layer Theta Jc:	1.7°C/W
L	Multi Layer Theta Ja:	29°C/W
Ν	1. Multi Layer Theta Jc:	1.7°C/W
IV. Die Info	rmation	
A	. Dimensions:	126 X 88.2 mils
В	3. Passivation:	BCB
C	2. Interconnect:	Al/0.5%Cu
D	D. Backside Metallization:	None
E	. Minimum Metal Width:	Metal1 = 0.23 / Metal2 = 0.6 / Metal3 = 1.2 / Metal4 = 4 microns (as drawn)
F	. Minimum Metal Spacing:	Metal1 = 0.23 / Metal2 = 0.5 / Metal3 = 1.2 / Metal4 = 4 microns (as drawn)
G	6. Bondpad Dimensions:	
н	I. Isolation Dielectric:	SiO ₂

Wafer Saw

Maxim Integrated Products. All rights reserved.

I. Die Separation Method:

V. Quality Assurance Information

A. Quality Assurance Contacts:	Richard Aburano (Manager, Reliability Engineering) Don Lipps (Manager, Reliability Engineering) Bryan Preeshl (Vice President of QA)	
B. Outgoing Inspection Level:	0.1% for all electrical parameters guaranteed by the Datasheet.0.1% For all Visual Defects.	
C. Observed Outgoing Defect Rate:	< 50 ppm	
D. Sampling Plan:	Mil-Std-105D	

VI. Reliability Evaluation

A. Accelerated Life Test

The results of the 135C biased (static) life test are shown in Table 1. Using these results, the Failure Rate (λ) is calculated as follows:

 $\lambda = \underbrace{1}_{\text{MTTF}} = \underbrace{\frac{1.83}_{192 \times 4340 \times 48 \times 2}}_{(\text{where } 4340 = \text{Temperature Acceleration factor assuming an activation energy of 0.8eV})$ $\lambda = 22.9 \times 10^{-9}$ $\lambda = 22.9 \text{ F.I.T. (60\% confidence level @ 25°C)}$

The following failure rate represents data collected from Maxim's reliability monitor program. Maxim performs quarterly life test monitors on its processes. This data is published in the Reliability Report found at http://www.maxim-ic.com/qa/reliability/monitor. Cumulative monitor data for the MB3 Process results in a FIT Rate of 0.06 @ 25C and 1.05 @ 55C (0.8 eV, 60% UCL)

B. E.S.D. and Latch-Up Testing (lot SOAZBQ001L, D/C 0915)

The HQ10 die type has been found to have all pins able to withstand a transient pulse of:

ESD-HBM:	+/- 2500V per JEDEC JESD22-A114
ESD-MM:	+/- 250V per JEDEC JESD22-A115
ESD-CDM:	+/- 750V per JEDEC JESD22-C101

Latch-Up testing has shown that this device withstands a current of +/- 250mA and overvoltage per JEDEC JESD78.

Table 1 Reliability Evaluation Test Results

MAX3677CTJ+T

TEST ITEM	TEST CONDITION	FAILURE IDENTIFICATION	SAMPLE SIZE	NUMBER OF FAILURES	COMMENTS
Static Life Test (No	ote 1) Ta = 135C Biased Time = 192 hrs.	DC Parameters & functionality	48	0	SOAZBQ001L, D/C 0915

Note 1: Life Test Data may represent plastic DIP qualification lots.